Ingénieur sénior staff d’implémentation physique / senior staff physical design engineer f/h

Overview

Arteris permet aux équipes d\'ingénierie et de conception des marques les plus transformatrices du monde de connecter et d\'intégrer les systèmes sur puce (SoC) d\'aujourd\'hui qui alimentent l\'innovation moderne. Si vous avez tenu un smartphone, conduit une voiture électronique ou allumé une télévision intelligente, vous avez été en contact avec ce que nous faisons chez Arteris. Ici, l\'avenir est littéralement entre vos mains - et quand ce n\'est pas le cas, il y a de fortes chances qu\'il soit survolé par un drone, un satellite ou dans le cloud d\'un centre de données !

Arteris enables engineering and design teams at the world’s most transformative brands to connect and integrate today’s system-on-chips (SoCs) that fuel modern innovation. If you’ve held a smartphone, driven an electronic car, or powered up a smart TV, you’ve come in contact with what we do at Arteris. Here, the future is quite literally in your hands—and when it isn’t, chances are it is flying overhead in a drone, a satellite, or in the cloud at a datacenter!


Role purpose / Key responsibilities

The purpose of the role is to ensure the generation and verification of highly configurable IP files for physical implementation tools. The main responsibilities are:

* Develop and debug flows, constraints on third-party physical implementation tools.
* Define, document, develop and execute verification tests for physical implementation/coverage flows at system level.
* Verify quality of results.
* Triage regressions, debug designs.
* Contribute to improving and refining the process, methodology and choices of physical implementation in line with the evolution of tools and contemporary techniques.
* Coordinate with hardware and software engineers to solve hardware/software compatibility and interface problems.
* Interact with users to define system requirements and/or necessary modifications; provide maintenance information.


Experience Requirements / Qualifications

* At least 12 years\' experience in digital circuit design and implementation.
* Knowledge of implementation flows such as Cadence and Synopsys
* Expertise in physical implementation debugging.
* Experience of time constraints and their analysis
* Solid knowledge of hardware programming (Verilog System) and software programming (Python/TCL type).
* Excellent communication skills.
* Team spirit.
* Able to work in total autonomy
* Fluent English and French


Education

* Master’s degree or Doctorate in engineering or computer science


Base Salary

Depending on qualification and experience between 50 to 65 KE / year


About Arteris

Arteris is a leading provider of system IP for the acceleration of system-on-chip (SoC) development across today’s electronic systems. Arteris network-on-chip (NoC) interconnect IP and SoC integration automation technology enable higher product performance with lower power consumption and faster time to market, delivering better SoC economics so its customers can focus on dreaming up what comes next. With over 250 employees with headquarters in Silicon Valley and offices around the globe, we are a catalyst for SoC innovation so companies ranging from startups to the biggest technology market leaders can effectively create new products with proven connectivity flexibility and ease. Learn more at arteris.com.

#J-18808-Ljbffr